

Web Images Videos Maps News Shopping Gmail more ▼

Scholar Preferences | Sign in

Google scholar

OS switch shared context

Search

Advanced Scholar Search

Scholar

Articles and patents

2003

Include citations

Create email alert

Results 1 - 20 of about 15,900. (0.45 sec)

**Virtual memory in contemporary microprocessors**B Jacoby · *IBM, 1994* · [View PDF](#) · [View image](#)

... Therefore, required cache or TLB flushing occurs very infrequently, assuming **shared** mem-ory is implemented ... sharing is not desired, the BAT register contents need to be flushed on a **context switch** ... the table is not guaranteed to hold all active mappings, the OS must manage ...

[Cited by 2](#) · [Related articles](#) · [All 2 versions](#)
[\[PDF\] from psu.edu](#)**[PDF] Aspects of the InfiniBand™ Architecture**G Pfister · *Avishare, 2001* · [View PDF](#) · [View image](#)

... assigns LIDs, determines MTUs, loads **switch** routing tables • Provides path information ... to **shared** devices • **Shared** devices have known special semantics: Inter-OS locking, etc. Page 18. 18 ... own: – OS of A writes on 1A, 2A, 1B, 2B • OS of B writes on 1A, 2A, 1B, 2B • Chaos. ...

[Shared by 28](#) · [Related articles](#) · [All 10 versions](#)
[\[PDF\] from umdnhs.pt](#)**Central shared queue based time multiplexed packet switch with deadlock avoidance**PH Ho, haamid, ... · *US Patent 6,546,391, 1996* · [Google Patents](#)

... Russell W. Blum Attorney, Agent, or Firm—Floyd A. Gonzalez; James E. Murray [57] ABSTRACT A packet **switch** (25) contains ... Non-critical chunks are stored within available **shared** slots in the central queue. ... S1 co-co → LL co-co L < , n 1 9C 0 0 O E + CO OS — \* , \* CO o ...

[Cited by 73](#) · [Related articles](#) · [All 2 versions](#)
**Processor architecture with independent OS resources**BK Patney · *US Patent 6,006,320, 1999* · [Google Patents](#)

... Since many of the operations that were triggered by the **OS context switch** are no longer necessary, user process consistency is significantly improved. ... In addition, other processing units, such as floating point unit 42 and graphics unit 44 with a **shared** register file 46 are shown. ...

[Cited by 7](#) · [Related articles](#) · [All 2 versions](#)
**Measuring OS support for real-time CORBA ORBs**DL Levine, S Flores-Galian, CG Gail, ... · *Open2-Orbent Real- ... 1999* · [research.ibm.com](#)

... POSIX: it is de-signed to work on uniprocessors and **shared** memory symmet-ric multiprocessors [24] ... overhead: Results of **OS context switch** overhead metrics: Table 1 shows the **context switch** times measured on each of the plat-forms. ...

[Cited by 18](#) · [Related articles](#) · [All 15 versions](#)
[\[PDF\] from csui.edu](#)**Middleware: a model for distributed system services**PA Bernstein · *Communications of the ACM, 1976* · [portal.acm.org](#)

For example, a message **switch**, which translates messages between different formats, is considered middleware if it makes it ... Now they are usually bundled with the **OS** ... It adds value by specializing the user interface, simplifying the API by maintaining **shared context**, or adding ...

[Cited by 612](#) · [Related articles](#) · [All 2 versions](#)
**System for explicitly referencing a register for its current content when performing processor context switch**RW Foder, L McCulley, ... · *US Patent 6,199,156, 2001* · [Google Patents](#)

... In a modern operating system (**OS**), there are well-defined tasks that must be accomplished ... is especially important in high volume transaction environments where it is necessary to **switch** back and ... The cache memory system 94 is **shared** among the pro-cessors 92 on the CPU ...

[Cited by 15](#) · [Related articles](#) · [All 2 versions](#)
**MINT: a front end for efficient simulation of shared-memory multiprocessors**JE Veenstra · *Modeling, Analysis and Simulation ... 1994* · [leeraports.leee.org](#)

... Unlike the cases of a **switch** statement, functions can be separately compiled. ... "Shared refs" is the number of references to **shared** memory. ... as integer matrix multiply with high instruction-to-memory-reference ratios—can be simu-lated faster than programs with 10@os since there ...

[Cited by 378](#) · [Related articles](#) · [All 15 versions](#)
[\[PDF\] from csui.edu](#)**Design and performance of Multinet switch: A multistage ATM switch architecture with partially shared buffers**HS Kim · *IEEE/ACM Transactions on Networking (TON), 1994* · [portal.acm.org](#)

... Wang and Tobagi [19] apply this "divide and conquer" architecture in the **context** of ATM switching for the design of an output queuing **switch**. ... In this paper, we present a compromise solution to both dedicated and **shared** queuing **switch** architectures. ...

[Cited by 37](#) · [Related articles](#) · [All 2 versions](#)
[\[PDF\] from psu.edu](#)**CpG oligodeoxynucleotides act as adjuvants that switch on T helper 1 (Th1) immunity**RS Chu, GS Targan, AM Krieg, ... · *The Journal of ... 1997* · [jgm.biossurgery.org](#)

... These sequences **shared** a CpG motif, containing a central unmethy-lated CpG dinucleotide preferentially flanked by two 5 ... Thus, the addition of CpG ODN induced a **switch** from a Th2-dominated response to a ... be due in part to the presence of TG dimers in a **context** that provides ...

[Cited by 758](#) · [Related articles](#) · [All 2 versions](#)
[\[HTML\] from biossurgery.org](#)**[PDF] Evaluation of rapid context switching on a CSRC device**DL Levin, K Puhmehow, JH Park · *Proceedings at the ... 2002* · [Chesapeake](#)

... During **context switch**, the CSRC value is stored in public register if it is to be **shared**, else kept in a ... This layer is based on specific features of the FPGA configura-tion as well as the low level

[\[PDF\] from psu.edu](#)

API features implemented in the basic Operating System (OS) running on the ...

[Guided by 106 - Retrieved articles - All 2 versions](#)

#### Implementing priority inheritance semaphore on uC/OS real-time kernel

JH Lee ... 2003 ... [osnrouter.org](#)

... If the task has blocked or finished before its quantum has elapsed, the **context switch** is done. ...

In case of the uC/OS kernel, priority inversion is reduced by priority protection protocol. ... First, it

requires static analysis of the system to find the priority ceiling of each **shared** resource. ...

[Guided by 3 - Retrieved articles - All 4 versions](#)

#### Central shared queue based fpm multiplexed packet switch with deadlock avoidance

PH Pruthi et al. ... - US Patent 5,656,593, 1998 - Google Patents

... Specifically, each packet **switch** (25a) contains input port circuits (310) and output port circuits

(360) inter-connected ... a message portion ("chunk") destined for only that output port with the

remaining slots being **shared** for all ... 0-rt-OS nJ → o 1 f 1 3 1 1 C x C z t = c → UJ, L, or SL ...

[Guided by 33 - Retrieved articles - All 2 versions](#)

#### Method to suspend-and-resume across various operational environment contexts

VJ Zimmer, MA Rouman, MS Doran ... - US Patent App. 10f ... 2003 - Google Patents

... prior to being awakened (block 123), eg, sleep mode is used as a method to **switch** OSs, not ... skilled

in the art that there could be a XPS Solaris partition, or any other OS partition, in ... also be an EFI

system partition; in one embodiment, this may be the only **shared** resource partition ...

[Guided by 6 - Retrieved articles - All 3 versions](#)

#### [CITATION] MU C/OS- the real-time kernel

JJ Labrosse ... 1992 - RAD Publications

[Guided by 34 - Retrieved articles - All 18 versions](#)

#### OPTS: increasing branch prediction accuracy under context switch

MS Lee, YJ Kang, JW Lee ... - Microprocessors and ... 2002 - Elsevier

... into several small ones which are **shared** exclusively for each process. Each partition is saved

and restored in the main memory like general purpose registers so that **context switch** effects

on branch prediction can be mitigated. With the help of the OS's scheduling policy, an ...

[Retrieved articles - All 19 versions](#)

[PDF from csu.edu](#)

#### Adaptive two-level thread Management for fast MPI execution on shared memory machines

K Shen, H Tang ... - Proceedings of the 1999 ACM/IEEE ... 1999 - portia.stm.org

... This paper addresses performance portability of MPI code on multiprogrammed **shared** memory

machines. Conventional MPI implementations map each MPI node to an OS process, which ...

However, kernel threads have **context switch** cost higher than user-level threads and this ...

[Guided by 12 - Retrieved articles - All 57 versions](#)

[PDF from psu.edu](#)

#### System and method for managing variable weight thread contexts in a multithreaded computer system

RP Marsh et al. ... - US Patent 5,799,180, 1999 - Google Patents

... of creating a thread based on resources to which it has access are **shared** with other ... thread state

memory areas, detecting a thread **context switch**; Operating systems that implement a multithreaded ...

the current thread state and restoring a new include the IBM OS/2® operating ...

[Guided by 26 - Retrieved articles - All 2 versions](#)

#### Implementation of fast address-space switching and TLB sharing on the StrongARM processor

A Vignina, H Tsch, V Dhay ... - Advances in Computer Systems ... 2003 - Springer

... We also implemented sharing of TLB entries for **shared** pages, a natural extension of the

**fast-context-switch** approach. ... 1 Introduction A **context switch** occurs in a multi-tasking operating

system (OS) whenever ex- cution switches between different processes (ie threads ...

[Guided by 13 - Retrieved articles - All 2 versions](#)

[PDF from psu.edu](#)

#### Shared memory implementation of a parallel switch-level circuit simulator

Y Chen ... - ACM SIGSIM Simulation Digest, 1998 - ACM Press

... IRSIM, an extended version of RSIM, is an event-driven, **switch-** level simulator and ... reported

in the following sec- tions were measured from execution on a SPARC1000 **shared** memory

machine. The OS is Solaris 2.5.1 and it is equipped with 8 SuperSPARC CPUs running at ...

[Guided by 19 - Retrieved articles - All 10 versions](#)

[Create email alert](#)

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

OS switch shared context

[Search](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google